[ prog / sol / mona ]
frontpage - thread list - new thread - preferences - ?
>>8
AFAIK, Sophie worked on the ARM instruction set itself and the kernel core, also explaining it to others. You know to test a CPU instruction set you need to have something to run on it. The RISC OS just naturally followed the clean ARM design.
VIP:
bbs.scm + MIT Scheme + SICP + Satori Mode